I. INTRODUCTION
T HE TREND in the receiver chains used in modern telecommunication architectures is to move the analog-to-digital converter (ADC) as close as possible to the antenna. This allows performing most of the signal processing in the digital domain, thus gaining in reconfigurability and programmability. A typical superheterodyne architecture requires to directly digitize the intermediate frequency (IF) . The resulting specifications for the integrated ADC are challenging, especially in terms of speed, signal-to-noise ratio (SNR), dynamic range (DR), and spurious-free dynamic range (SFDR) [1] . System-level studies show that an optimal receiver uses IF frequencies around several tens of megahertz (typically 60-80 MHz) [2] , [3] . With a conventional approach, this leads to the use of a clock frequency for the ADC significantly higher than the IF (for example, twice the IF, i.e., 120-160 MHz), relying on the fast Manuscript received July 13, 2005 ; revised November 10, 2005 . This work was supported in part by MEDEA+ in the frame of Project ANASTASIA+ A510. This paper was recommended by Associate Editor T. B. Tarim.
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A. response of state-of-the-art CMOS processes, or on the use of bipolar or BiCMOS technologies. However, the use of these technologies increases costs and makes the design of the basic blocks of the converter extremely difficult. In the literature, solutions based on a double-sampling technique with two nonoverlapping clock phases have been reported [4] , [5] , which achieve good performance. However, the speed requirements for their building blocks is a critical issue.
The approach used in this paper is the use of time-interleaving. Several ADCs operate in parallel, using different clock phases [6] , as shown in Fig. 1 . An analog demultiplexer selects sequentially each ADC, which therefore operates at the low speed. The digital multiplexer interleaves the digital output of the ADCs, thus producing the overall A/D conversion result. Any type of ADC can be used, including sigma-delta ( ) modulators [7] . Each of them operates at a clock frequency , where is the overall sampling frequency and is the number of channels (or paths) used. The speed requirements for each converter are therefore relaxed by a factor . This is achieved at the expense of spurious tones due to offset and gain mismatches among the different ADCs. This tones if necessary can be canceled with suitable calibration techniques [8] .
In this kind of application, a bandpass ADC turns out to be more effective than its low-pass counterpart. With a low-pass ADC the requirement to use an IF of several tens of megahertz while the signal band is only few megahertz around the IF would result in a waste of resources. Also, the use of high-speed converters with a low-pass transfer function extended over high Nyquist zone is not effective. By contrast, a bandpass transfer function centred at the desired IF enables converting into the digital domain only the band around the IF and reduces the in-band thermal noise requirements (the thermal noise outside the signal band is rejected in the digital domain). This paper describes the design of a four-path fourth-order bandpass modulator whose performance satisfies the requirements of a typical 3G multi-carrier wireless receiver [9] , [10] . The signal bandwidth of the modulator is 4.375 MHz centered around an IF of 70 MHz. The overall clock frequency is 280 MHz, while each path works at 70 MHz. The paper is organized as follows. Section II describes the four-path modulator. Section III discusses the switched-capacitor (SC) implementation, while details on the design of building blocks are presented in Section IV. Finally, Section V reports experimental results obtained from an integrated prototype.
II. MULTI-PATH MODULATOR
modulators used in a multi-path architecture obtain a bandpass response by using low-pass modulators in the single paths [ Fig. 2(a) ]. This feature simplifies the design of the ADC: low-pass modulators are inherently less sensitive to component mismatches than bandpass modulators and, therefore, dynamic range and stability become less critical issues.
It is known that a multiple-path circuit achieves, in the sampled-data domain, a to transformation. Therefore, if is the transfer function of the single path, the total transfer function becomes (1) If is a low-pass filter, the response folds at multiples of , as shown in Fig. 2(b) , thus leading, for , to a bandpass transfer function centered around . Moreover, the to mapping given by the multi-path topology multiplies by the order of the transfer functions. Thus, an -path architecture achieves the same signal-to-noise-and-distortion ratio (SNDR) of single-path architectures with lower order loop filter with benefits in terms of stability and complexity. Finally, an overall clock frequency which is an integer number of times the IF simplifies the demodulation operation. Table I summarizes the ADC specifications for a converter used in the base transceiver station for third-generation mobile communication standards. The four paths of the ADC operate with a 70-MHz clock while the overall clock frequency is 280 MHz. The required resolution is 12 bit. With a fourth-order modulator it is necessary to use a nine-level quantizer.
The noise transfer function (NTF) is the first concern of the modulator design. Then, it is necessary to verify if the obtained signal transfer function (STF) is flat in the signal band. As already mentioned the -path architecture achieves the band-stop NTF using in the single paths a low-pass modulator that features a high-pass NTF response. Therefore, the main focus is on the design of a suitable low-pass modulator. All the architectures used for modulator implementation have the quantizer in a feedback loop which features a sampled-data transfer function . The STF is while the NTF is . The required noise specifications and the quantization noise level (taking into account the resolution of the quantizer, nine levels in the considered case) lead to a suitable filtering mask for the NTF. Using a nine-level quantizer ensures stability of the modulator and limits idle tones, being the power of the quantization noise limited. For this design we obtain a high-pass NTF mask with a stop-band limit at 2.1875 MHz, in-band attenuation of 85 dB, and ripple of 0.5 dB. The transition band spans from 2.1875 to 10 MHz. Filters that fulfill these specifications have been designed using the elliptical, Chebyshev and Butterworth approximation. As expected, the most effective solution is the elliptical filter. The obtained filter order is four with two couples of complex conjugate poles and two couples of complex conjugate zeros located at 0.95 and 2.1875 MHz, respectively. Assuming the use of a sampling frequency equal to 70 MHz, the NTF in the -domain is (2) leading to the response of Fig. 3 . A critical feature of this topology is that it allows only one clock period delay between the output of the third integrator and the output of the digital-analog converter (DAC). The sampled-data circuit implementation will distribute the delay associated to the two phases among the cascaded blocks but the simultaneous settling of a pair of cascaded integrators cannot be avoided. In particular, only half clock period is assigned to the cascade of the third and fourth integrator, which therefore have to settle concurrently, while another half clock period is reserved to the comparators and the DAC. Fig. 5 shows the SC implementation of the resonators of Fig. 4 . The matching of capacitors affects the accuracy of coefficients and, in turn, influences the accuracy of poles and zeros. The required minimum standard deviation of the mismatch determines the size of the unity capacitance. As already mentioned, simulations performed with the toolbox described in [11] show a limited sensitivity to coefficient values: the required matching accuracy is as large as 5%. The variance of capacitance mismatch is given by . For the used process and fF/ m ; therefore, in order to fulfill the coefficient matching requirements, considering also finite gain and bandwidth of the operational amplifiers, the unity capacitance can be 250 fF. This value is low but the large spread of coefficients would lead to a significant capacitance values. In order to limit the capacitance spread the circuit uses for the most critical elements (the feedback capacitors in the resonators) T-structures with equivalent capacitance given by
III. SC IMPLEMENTATION
The transfer function of the resonator of Fig. 5 is (5) giving the pair of poles (6) where is the angular position on the unit circle of the -plane. The resonance frequency of the circuit is . For this design the value of the angular positions of the poles of the two resonators are rad and rad. Fig. 6 shows the schematic of the quantizer which is also used for the addition of the four signals coming from the resonator outputs. The capacitors charged during phase are connected in parallel and drive the comparator during phase giving
The eight comparators of the quantizer use proper reference voltages is the parasitic capacitance at the input of the comparator.
The passive solution adopted for implementing the adder causes an attenuation of the signal by at least a factor 8 (if is negligible). Moreover, the circuit is sensitive to the comparator offset. The offset mismatches cause nonlinearity and possibly nonmonotonicy. Thus, in order to avoid these problems, we use a simple gain stage with autozero in front of the comparators, as shown in Fig. 7 .
IV. BUILDING BLOCKS
The ADC has been fabricated using a 0.35-m double-poly triple-metal 3.3 V CMOS technology. The sampling input switch is an nMOS device with "bootstrapped" control. The bootstrap circuit maintains almost constant the in the on phase thus leading to a constant on-resistance [12] .
The operational amplifier used is based on a fully differential two-stage topology (Fig. 8) . The first stage is an -channel telescopic cascode and the second stage is an -channel differential pair with active load [13] . Both the first and second stages use a SC common-mode feedback. Miller capacitors with zero nulling resistor ensure stability. Behavioral simulations of the modulator have shown that at least a dc gain of 80 dB, a gain-bandwidth product of 325 MHz and a slew-rate of 400 V/ s are required to guarantee the modulator performance (considering also path mismatches). Table II summarizes the simulated performance of the amplifier. The achieved values are larger than the specifications, in order to ensure proper operation also in the process and temperature corners. Fig. 9 shows the overall clock distribution scheme. A 280-MHz sinusoidal clock is converted to a square waveform and its frequency divided by 4, thus obtaining the 70-MHz square wave main clock. The main clock is also shifted three times by 90 , producing the clocks for the four modulator paths. They are the basis for the controls required by each modulator path. Simulations of the entire phase generator, including also the bonding wires and package models, gives a clock jitter that goes from 335 fs to 940 fs depending on the considered phase. The lowest jitter phases are the ones used to drive the bootstrapped input switches.
The comparator (Figs. 6 and 7) consists of a gain stage followed by a latch [14] . During phase the latch is reset while the gain stage is closed in unit gain configuration. The p-channel current source enhance the gain without requiring long p-channel diode-connected elements. Also during phase the eight capacitors of the passive adder sample the offset of the gain stage. During the capacitors sample the outputs of the resonators (Fig. 4) as well as the reference voltages with the proper weight (Fig. 6 ) and gain stage settles to the required value. Finally, on the falling edge of the latch is released. This solution strongly reduces the offset as well as the kickback from the latch. The DAC is an SC structure at the input of the integrators. It generates a midtread input-output characteristic with levels symmetrical with respect to the analog zero. Fig. 10 shows the structure of the DAC. During , all the capacitors are discharged, while during depending on the modulator outputs some capacitors are connected to the positive or negative reference voltage. The capacitors which are not used are connected to ground. The mismatch among capacitors is corrected a using the noise-shaped dynamic element matching (DEM) technique [15] . By using this technique, it is possible to apply the noise-shaping principle to the errors introduced by capacitor mismatches. In our design, this known technique has been adapted to work with bipolar signals [16] , [17] .
Noise in the reference voltages, if larger than 5 mV, compromises the overall performance. The problem is mitigated by using low-noise reference buffers.
V. EXPERIMENTAL RESULTS
The micrograph of the fabricated chip is shown in Fig. 11 The area of the complete modulator and an extra single-path for testing purposes is 4 6.8 mm . The actual four-path modulator area is 20 mm . The chip uses a CQFP package. The chip has been extensively characterized. The PCB used for the testing employs very low-noise high-linearity input buffer to obtain with a feedback scheme the single-ended to double-ended conversion. The use of an RF transformer is also possible but the solution was not used because it causes higher noise and masks the circuit performance. Moreover, the board includes low-noise circuitry for driving the internal reference buffers.
The output spectrum of the four-paths path modulator is shown in Fig. 12 . The clock frequency is 280 MHz and the input signal amplitude is 56 mV peak-to-peak differential at 69.95 MHz. No spurious tones due to offset and gain mismatches among the different paths can be observed, thank to the careful design and to the relatively large noise floor allowed. The SNDR as a function of the input signal amplitude for the modulator is shown in Fig. 13 . The DR achieves 72 dB peak (12 bits). The peak SNDR is achieved with an input signal of dB. For larger amplitudes the performance is degraded by quantization noise tones due to the conditional stability of the modulator. The maximum signal amplitude was sacrificed in the design phase to guarantee fast overload recovery (fast resume of normal operation when the input signal becomes momentarily larger than dB). This is an important feature in telecommunication systems and is worth a reduction of the maximum input signal. Fig. 14 shows the output spectrum for an intermodulation test. The input signal consists of two tones at 69.9/70.1 MHz and amplitude 650-mV peak-to-peak differential each. The intermodulation products are 60 dB below the signal tones, corresponding to an of dBc and hence leading to an equivalent SFDR of 69 dB.
The total power consumption is 480 mW with 3.3-V supply voltage, as expected. The features of the modulator are summarized in Table III.  Table IV compares the performance of this design with other published wide-band ADCs. Observe that the previous art either features limited bandwidth or smaller DR when compared to this design. Only power/band ineffective (for the considered application) low-pass solutions achieve performance comparable with the obtained results or better. For example, the solution reported in [20] requires a slew-rate in the operational amplifiers lower than the proposed modulator and uses a technology scaled by about 0.4. Therefore, a rough comparison with homogeneous features would require the multiplication of the power consumption of [20] by a factor of about 12.
VI. CONCLUSION
Bandpass modulators are a promising solution for the conversion of high-speed telecommunication signals. In this paper, we presented a four-path time-interleaved bandpass modulator architecture, which allows us to relax the speed require- Gabriele Bernardinis was born in Udine, Italy, in
